Call For Papers
IEEE Communications Magazine
Feature Topic - 50th Anniversary of Clos Networks
Scope:
In 1953 C. Clos has published his seminal work "A Study of Non-Blocking
Switching Networks". In 2003 we will have 50 years since this paper appeared
in the Bell System Technical Journal. This was a fundamental work not only
for combinatorial properties of multistage interconnection networks, but
also a switching theory as a whole. Through these 50 years this paper was
referenced countless times. The three- stage switching network architecture
attracts researchers and engineers who work on large capacity switches. Such
switching networks are used in different types of switches: large optical
crossconnects (including WDM OXC), high-performance packet switches
(routers), ATM switches. In this feature topic we would like to present an
evolution of the Clos and Clos-like switching networks, as well as their
current uses in switching nodes.
This Feature Topic seeks for articles in tutorial and survey nature on, but
not limited to, the following topics:
- A general survey of the evolution of a switching network theory
- Multicasting in multistage switching networks
- Large capacity multistage optical switches
- Multirate switching networks for statistical multiplexing
- A survey of practical Clos network architectures in switching nodes
Authors must follow the IEEE Communications Magazine guidelines regarding
the manuscript and its format. Especially very limited number of simple
equations should be used in articles. For details, please refer to the
"Information for Authors" in the IEEE Communications Magazine website
(http://www.comsoc.org/pubs/commag/sub_guidelines.html.
Schedule:
Submission Deadline: March 30, 2003
Acceptance Notification: June 1, 2003
Final Manuscript Due: August 1, 2003
Publication Date: October 2003
Submission:
Please submit your complete paper in a .doc or .pdf file to one of the Guest Editors by
February 28, 2003. Earlier submissions are encouraged to allow for a better issue
planning.
Guest Editors:
Wojciech Kabaciski
Pozna University of Technology
Institute of Electronics and Telecommunications
ul. Piotrowo 3a,
60-965 Pozna, POLAND
kabacins@et.put.poznan.pl
Chin-Tau Lea
Department of EEE
Hong Kong University of Science and Technology
eelea@ee.ust.hk
Guoliang Xue
Arizoan State Universtity
PO Box 875406
85287-5406, AZ, USA
xue@asu.edu
|